



ZYL (17")


Intel Bay Trail-M Platform Block Diagram

PCB 6L STACK UP



LAYER 1 : TOP
LAYER 2 : SVCC
LAYER 3 : IN1(High)
LAYER 4 : IN2(Low)
LAYER 5 : SGND
LAYER 6 : BOT










DDI0_DDCDATA	Display	0b	PMC_CORE_PWROK de-asserted	DDI0 Detect 0 = DDI0 not detected 1 = DDI0 detected
DDI1_DDCDATA	Display	0b	PMC_CORE_PWROK de-asserted	DDI1 Detect 0 = DDI1 not detected 1 = DDI1 detected





+1.8V_S5 [6,9,12,21,37]
+1.8V [4,5,6,9,12,19,20,21,27,28,37]
+3V [4,5,9,11,12,13,17,19,20,22,24,25,26,27,28,35,37,39,40]


Port 1 is debug port
USB3.0
USB 2.0 HUB
Bluetooth
CAMERA




Top Swap (A16 Override)
0 = Top address bit is unchanged
1 = Top address bit is inverted

SOC_UART_TX R126 *0/J 4 SOC_UART_RX


Un-Stuff for Test Only





I2C pull up:
Standard/ Fast Mode --> 560 ohm
Hight speed mode --> CLK- 560 ohm;
DATA- 910 ohm






IO Thrm Protect












Address A0H






- +1.8V [4,5,6,7,9,19,20,21,27,28,37]
- +3V_S5 [2,9,19,21,24,27,28,34,35,37,39,40]
- +3V [4,5,7,9,11,13,17,19,20,22,24,25,26,27,28,35,37,39,40]
- +1.8V_S5 [6,7,9,21,37]
- +1.8VPCU [19,32,37]










Check Q51 / Q52 Gate Power to +3V Power rail.
Check which GPIO(+1.8V_S0)

Table 3-8. N11x Reset Requirements for PCI Express 2.0

Constraint Parameter	Requirement	Notes
T_{FUTERL_G}	$T_{FUTERL_G} \geq 1\mu s$	
$T_{PERY_CLK_G}$	$T_{PERY_CLK_G} \geq 1T_{REF_CLK}$	



<VGA> <HDM> <CRT>







2




 Quanta Computer Inc. PROJECT : ZYL/ZYLA			
Size	Document Number	Rev	
	DGPU 4/5 (MIO/GPIO)	1A	
Date:	Thursday, July 10, 2014	Sheet	16 of 44


+3V_GFX [13,16,40]
 +3V_MAIN [13,16]
 +3V [4,5,7,9,11,12,13,19,20,22,24,25,26,27,28,35,37,39,40]



CHANNEL A: 2048MB DDR3X16





1.8V p/n: AJ009850F02
Description: IC CONTROLLER(128P)NPCE985LB1DX(LQFP)



SM BUS ARRANGEMENT TABLE

SM Bus 1	Battery
SM Bus 2	PCH
SM Bus 3	GPU



985LB1 Pin88




SM BUS PU(KBC)



20140423:
Default use +3V





HWPG(KBC)








20140421:
Change to HWPG_1.5V

<20130722>Change power from +3V to +3V_S5 for power sequence issue





TOUCHPAD BOARD CONN (TPD) I2C/PS2 co-lay




21





KEYBOARD (KBC)



SATA ODD Connector




CPU FAN CTRL(THM)

CPU Thermal sensor(THS) /
MB Local TEMP


Main:AL001412003 EMC1412-1-ACZL-TR(98h)
2nd:AL000431014 TMP431ADGKR(98h)

HALL IC (HSR)

1st source : EOD
2nd source : AL008251000 -- YBT
3rd source : AL009132001
4th source : AL009249000






Power Switch. (FSW)




SATA HDD1


HDD1




USB 3.0 Connector



Card Reader+ LED/B Connector




Codec(ADO)




Grounding circuit(ADO)


PIN1, PIN4, PIN3, PIN6 are ANALOG




Analog-MIC




Power (ADO)




Demodulation Filter




HEADPHONE/MIC/LINE combo (AMP)




Codec PWR 5V(ADO)




Codec PWR 1.5V(ADO)




Internal Speaker





Mute(ADO)



Level shift








+3V [4,5,7,9,11,12,13,17,19,20,22,24,25,26,28,35,37,39,40]
 +1.8V [4,5,6,7,9,12,19,20,21,28,37]
 +3V_SS [2,9,12,19,21,24,28,34,35,37,39,40]




Consider VCC33 may be connected to Main Power or chipset/bios's GPO, the pull-low resistor R14 can be NC only when Main Power or chipset/bios's GPO can ensure to drive the ISOLATEB pin to a voltage level < 0.8V at the system state S1-S5.

If the ISOLATEB pin can not be well-controlled to a voltage level < 0.8V at S1-S5, the pull-low resistor R14 is needed to make sure the LAN chip is well isolated.






Transformer




RJ45 Connector

Need Check P/N and F/P







GPU nuts






Mini card nuts




CPU nuts




reserve for ESD





[12,19,37] +1.8VPCU
[6,8,19,21,22,25,26,30,31,37,39,40] +3VPCU

+1.8V Volt +/- 5%
Countinue current:0.08A
Peak current:0.11A
OCP minimum:A




removed PR161 and PR165

$$V0=0.6 \cdot (R1+R2)/R2$$



[9,37]
[24,25,31,34,35,36,37,39]
[2,9,12,19,21,24,27,28,34,35,37,39,40]


+1.0V_S5
+5V_S5
+3V_S5


+1.0V Volt +/- 5%
Continue current:2.4A
Peak current:3.2A
OCP minimum:A





[2,9,12,19,21,24,27,28,35,37,39,40]	+3V_S5	
[5,9]	+1.05V	
[9,22,23,26]	+1.5V	







Date:	Thursday, July 10, 2014	Sheet	38	of	44
-------	-------------------------	-------	----	----	----



N15V-GM

Component	Value	Config D
R1	27K	
R2	7.5K	
R3	0	
R4	6.2K	
R5	1.74K	
C	5.6nF	

N15V-GM

+VGPU_CORE
 Countinue current:33.5A
 Peak current:51.5A
 OCP:75A
 FSW:300KHZ
 L/L=0mV/A



Quanta Computer Inc.
PROJECT : ZQO

[13.14.15] +1.05V_GFX
[13.14.16] +1.5V_GFX
[13.16.17] +3V_GFX

Remove JP12

20140421:
Change 554PG_1.05V to Test PAD.


TP37 554PG_1.05V

Remove JP14

+1.05V_GFX
TDC : 1.553A
PEAK : 2.29A
Width : 90mil

20140529:
Change PR125 from 10K to 26.7K Ohm
 $V0 = 0.6 * (R1 + R2) / R2$

20140421:
Change Enable from 3V_MAIN_PWRGD



+3V_GFX
TDC : 0.17A
PEAK : 0.342A
Width : 20mil

Remove JP9

20140609:
Change PL9 from 3.3uH to 2.2uH

Remove JP10

+1.5V_GFX
1.5 Volt +/- 5%
TDC : 3.24A
PEAK : 4.25A
Width : 170mil

Change to 1.35V_GFX

20140606:
modify +1.5V_GFX PG sequence

20140606:
modify +1.5V_GFX PG sequence

20140709 Change PR9 from 54.9K to 66.5K for EMI request and +1.5V_GFX will change to 1.35V_GFX






Table 37. SoC Sx-States to SLP_S#

State	S0	S3	S4	S5	Reset w/o Power Cycle	Reset w/ Power Cycle
CPU Executing	In C0	OFF	OFF	OFF	No	OFF
PMC_SLP_S3#	HIGH	LOW	LOW	LOW	HIGH	LOW
PMC_SLP_S4#	HIGH	HIGH	LOW	LOW	HIGH	LOW
S0 Power Rails	ON	OFF	OFF	OFF	ON	OFF
PMC_PLTRST#	HIGH	LOW	LOW	LOW	LOW	LOW
PMC_SUS_STAT#	HIGH	LOW	LOW	LOW	HIGH	LOW
PCIe Links	L0, L1	L3	L3	L3	L3 Ready	L3


NOTES: The processor treats S4 and S5 requests the same. The processor does not have PMC_SLP_S5#. PMC_SUS_STAT# is required to drive low (asserted) even if core well is left on because PMC_SUS_STAT# also warns of upcoming reset.

VGA power up sequence




N15x Power on sequence
 Notes: -All 3.3V includes all rails powered at 3.3V
 -PEX_VDD 1.05V includes all rails that are shared

VGA Reset



ZYL POWER BLOCK DIAGRAM



Model	Date	CHANGE LIST
ZYL REV:A		1. FIRST RELEASED
		Check CPU of P/N. Change VRAM of P/N. Check PJ6 for UMA or Dis- GVA.
		VGA Chip (Buy and Sell) AJ0N15V0T07 VR4GbIII9: HYNIX Graphic DDRIII 900 4Gb H5TC4G63AFR-11C AKD5PGWTW13 (B/S) MICRON Graphic DDRIII 900 4Gb MT41J256M16HA-0936:E AKD5PZSTL05 (B/S) SAMSUNG Graphic DDRIII 900 4Gb K4W4G1646D-BC1A AKD5PGWT504 (B/S) CPU (Buy and Sell) Intel BayTrial M cpu n3550 VGA Chip (Buy and Sell) AJ0N15V0T07 VRAM (Buy and Sell) VR2GbIII9 HYNIX Graphic DDRIII 900 2Gb H5TC2G63FFR-11C AKD5MZDTW04 ; AKD5MZDTW05 (B/S) MICRON Graphic DDRIII 900 2Gb MT41J128M16JT-0936:K AKD5MGSTL15 ; AKD5MGSTL25 (B/S) SAMSUNG Graphic DDRIII 900 2Gb K4W2G1646Q-BC1A AKD5MGST11 ; AKD5MGST13 (B/S)
ZYL REV:B	5/27	1.PAGE.22 , modify SW10 pin3 connect to pin1 ,pin2 connect to pin4&pin5&pin6 2.PAGE.24 , modify CN16 & CN18 footprint from "USB-TARA4-9B1323-9P-SMT" to "UB2-UARDM-4K1926-4P-R"
	5/28	1.PAGE.25 , SWAP CN23 USB_CAR_N & USB_CAR_P
	5/29	1.PAGE.40 , Change PR125 from 10K to 26.7K due to 1.05V_GFX output is incorrect
	6/6	1.PAGE.6 , Change C458 - C453 from 10P/50V to 12P/50V 2.PAGE.40 , Add PR239 to modify +1.5V_GFX PG sequence
	6/9	1.PAGE.29 , change hole 18 - hole20 - hole28 footprint from "HG-C315D110P2" to "H-C315D110P2" 2.PAGE.19 , Add D37 D38 C521 3.PAGE.20 , change R66 R67 R69 R70 R71 R73 R74 R76 from 620ohm to 619 ohm 4.PAGE.29 , Change C430 from "CH22206K917" to "CH22206J911" 5.PAGE.22 , Change C464 C466 C468 C469 from "0.01u/16V_4" to "0.01u/25V_4"
	6/10	1.PAGE.29 , reserve & mount C522 C523 C524 for ESD 2.PAGE.40 , Change PL9 from 3.3uH to 2.2uH for modified 1.5V_GFX efficiency.
	6/11	1.PAGE.24 , delete R465 R468 R522 R530 & mount L28,L31 for EMI
	6/13	1.PAGE.7 , PAGE.26,PAGE.28 , unmount R427,C310,R452,R453 2.PAGE.19 , mount D16 and change value form 14V/30V to 5V/30V 3.PAGE.26 , mount C338,C339,C340,C341 for EMI
ZYL REV:C	6/25	1.PAGE.6 , Change G9 - G10 footprint from "SOLDERJUMPER-2" to "RC0603-C" 2.PAGE.26 , Change R311 - R324 - R565 - R562 - R550 - R566 - L23 - R13 from "0ohm" to "shortpad"
	6/27	1.PAGE.7 & 28 , Unmount R411 & Delete R147,R148,R149 2.PAGE.9 , Delete R180 for CPU +1.0V voltage
	7/1	1.PAGE.24 & 25 , Change C279,C224,C414 from 100u/6.3V_3216 to 100U/6.3V_3528
	7/2	1.PAGE.38 , Change PR135 from 1.5K/F_4 to 1.91K/F_4 for thermal request
	7/9	1.PAGE.40 , Change PR9 from 54.9K to 64.9K for EMI request and +1.5V_GFX will Change to 1.35V_GFX

 Quanta Computer Inc.		DOC NO.	PROJECT MODEL :	ZYL/ZYLA	APPROVED BY:		DATE:
File	Document Number		PART NUMBER:		DRAWING BY:		REVISION:
Change list							
Date: Thursday, July 20, 2018							